np/hdl-unit-test-suite
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Add additional verilog defines UTEST_*

Browse Source
This commit is contained in:
Nikolay Puzanov 2022-07-12 18:43:38 +03:00
parent b5d2b12863
commit 905ff218f8
1 changed files with 19 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
utest.scm
View File

@ -528,6 +528,24 @@
((find (lambda (x) (string-prefix? sim-warn-prefix x)) log) 'warning) ((find (lambda (x) (string-prefix? sim-warn-prefix x)) log) 'warning)
(else #t)))) (else #t))))
;;;
;;; Return list of UTEST_* defines
;;;
(define (utest-verilog-defines)
(append
`((UTEST_BASE_DIR ,(format "'\"~a\"'" (utest/base-path)))
(UTEST_WORK_DIR ,(format "'\"~a\"'" (utest/work-path))))
(fold (lambda (x l)
(if (car x)
(append l (cdr x))
l))
'()
`((,(utest/verbose) UTEST_VERBOSE)
(,(utest/force-dump) UTEST_FORCE_DUMP)
(,(utest/keep-output) UTEST_KEEP_OUTPUT)
(,(utest/restart-dump) UTEST_RESTART_DUMP)))))
;;; ;;;
;;; Run compile and simulation with Icarus Verilog ;;; Run compile and simulation with Icarus Verilog
;;; ;;;
@ -564,11 +582,7 @@
(let ((sources (append (map (lambda (x) (path->absolute x base-path)) (let ((sources (append (map (lambda (x) (path->absolute x base-path))
(arg-to-list sources)) (arg-to-list sources))
(list timeout-module dump-module))) (list timeout-module dump-module)))
(defines (append defines (utest-verilog-defines)))
(defines (append defines
`((UTEST_BASE_DIR ,(format "'\"~a\"'" base-path))
(UTEST_WORK_DIR ,(format "'\"~a\"'" work-path)))))
(includes (append (map (lambda (x) (path->absolute x base-path)) (arg-to-list includes)) (includes (append (map (lambda (x) (path->absolute x base-path)) (arg-to-list includes))
(list base-path))) (list base-path)))