simbench/test-cvc/.gitignore
2023-07-11 19:46:33 +03:00

7 lines
71 B
Plaintext

top
picorv32_tcm.sv
simbench-all.v
testbench.sv
top-mod.sv
verilog.log