np/simbench
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Add iverilog results

Browse Source
This commit is contained in:
Nikolay Puzanov 2023-06-17 16:10:54 +03:00
parent d8b140e939
commit 9283c009b4
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
README.md
View File

@ -51,7 +51,7 @@
``` ```
| Симулятор | Build | Run | | Симулятор | Build | Run |
+-----------------------+----------+----------+ +-----------------------+----------+----------+
| Icarus Verilog | TBD | | | Icarus Verilog | 00:00:27 | 19:04:37 |
| ModelSim | 00:00:00 | 01:33:14 | | ModelSim | 00:00:00 | 01:33:14 |
| QuestaSim | 00:00:00 | 01:29:38 | | QuestaSim | 00:00:00 | 01:29:38 |
| Verilator (1 thread) | 00:12:03 | 00:02:57 | | Verilator (1 thread) | 00:12:03 | 00:02:57 |