verilog-align-ports/verilog-align-ports-test.el at 2102adc1dabe9384278d49fd0a250aae10f95513 - verilog-align-ports - gitea: Gitea Service

np/verilog-align-ports

Files

Nikolay Puzanov 2102adc1da Add function for alignment of named port connections in module instantiations.

2026-02-08 13:39:22 +03:00

6.3 KiB

Raw Blame History

View Raw