Enable dump in iverilog testbench template
This commit is contained in:
@@ -10,4 +10,11 @@ module testbench;
|
||||
initial begin
|
||||
$finish;
|
||||
end
|
||||
|
||||
`ifdef DUMP
|
||||
initial begin
|
||||
$dumpfile("testbench.fst");
|
||||
$dumpvars(0, testbench);
|
||||
end
|
||||
`endif
|
||||
endmodule
|
||||
|
||||
Reference in New Issue
Block a user