np/verilog-playground
1
0
Fork 0
Code Issues 1 Pull Requests Projects Releases Wiki Activity

Set output file name to module top

Browse Source
This commit is contained in:
Nikolay Puzanov 2022-11-17 13:24:30 +03:00
parent a67cca5aa8
commit fce7e03306
2 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
_template_verilator/Makefile
View File

@ -8,7 +8,8 @@ INCLUDES =
# PARAM_FFT_LENGTH ?= 256 # PARAM_FFT_LENGTH ?= 256
# PARAM_REJECTOR_K_WIDTH ?= 8 # PARAM_REJECTOR_K_WIDTH ?= 8
FLAGS = -Wno-WIDTH -cc --top-module $(TOP_MODULE) +1800-2017ext+sv --timing --trace --Mdir $(TOP_MODULE) FLAGS = -Wno-WIDTH -cc --top-module $(TOP_MODULE) +1800-2017ext+sv \
--timing --trace --Mdir $(TOP_MODULE) -o $(TOP_MODULE)
FLAGS += $(foreach V,$(filter PARAM_%,$(.VARIABLES)),-G$(subst PARAM_,,$(V))=$($(V))) FLAGS += $(foreach V,$(filter PARAM_%,$(.VARIABLES)),-G$(subst PARAM_,,$(V))=$($(V)))
all: $(SOURCES) all: $(SOURCES)
@ -18,6 +19,5 @@ pre:
verilator $(FLAGS) $(INCLUDES) $(SOURCES) verilator $(FLAGS) $(INCLUDES) $(SOURCES)
clean: clean:
rm -rf obj_dir rm -rf $(TOP_MODULE)
rm -rf datapath
rm -rf *.vcd rm -rf *.vcd

2
_template_verilator/shell.nix
View File

@ -12,7 +12,7 @@ mkShell {
echo -n > ${flags-file} echo -n > ${flags-file}
echo -DVM_TRACE=1 >> ${flags-file} echo -DVM_TRACE=1 >> ${flags-file}
echo -xc++ >> ${flags-file} echo -xc++ >> ${flags-file}
echo -I./obj_dir >> ${flags-file} echo -I./top >> ${flags-file}
echo -I${unstable.verilator}/share/verilator/include >> ${flags-file} echo -I${unstable.verilator}/share/verilator/include >> ${flags-file}
echo -I${clang}/resource-root/include >> ${flags-file} echo -I${clang}/resource-root/include >> ${flags-file}
echo -I${glibc.dev}/include >> ${flags-file} echo -I${glibc.dev}/include >> ${flags-file}