Logo
Explore Help
Sign In
np/simbench
1
0
Fork 0
You've already forked simbench
Code Issues Pull Requests Packages Projects Releases Wiki Activity
simbench/source
History
Nikolay Puzanov c277e3482a Add old (without --timing) verilator test
2024-10-02 17:25:04 +03:00
..
firmware
Set block size to 1kB. Block size is set via plusarg +dlen=NNN
2023-06-15 23:08:50 +03:00
bus_mux.sby
Add sources
2023-06-11 16:15:40 +03:00
bus_mux.v
Change benchmark to calc MD5 on 1024 softcores
2023-06-15 17:40:46 +03:00
generate.sh
Change benchmark to calc MD5 on 1024 softcores
2023-06-15 17:40:46 +03:00
io_reg.h
Set block size to 1kB. Block size is set via plusarg +dlen=NNN
2023-06-15 23:08:50 +03:00
io_reg.txt
Set block size to 1kB. Block size is set via plusarg +dlen=NNN
2023-06-15 23:08:50 +03:00
io_reg.v
Set block size to 1kB. Block size is set via plusarg +dlen=NNN
2023-06-15 23:08:50 +03:00
io.reg
Set block size to 1kB. Block size is set via plusarg +dlen=NNN
2023-06-15 23:08:50 +03:00
md5calculator.sv
Add old (without --timing) verilator test
2024-10-02 17:25:04 +03:00
picorv32_tcm.sv
Add VCS and Xcelium run time. Fix RTL for VCS to work correctly
2023-06-21 11:27:48 +03:00
picorv32.v
Add sources
2023-06-11 16:15:40 +03:00
sources.f
Change benchmark to calc MD5 on 1024 softcores
2023-06-15 17:40:46 +03:00
testbench.sv
Add old (without --timing) verilator test
2024-10-02 17:25:04 +03:00
Powered by Gitea Version: 1.23.8 Page: 33ms Template: 6ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API