185dcb350d3ece955436443ed7965f302e68842c
Description
Templates for quick simulate Verilog code
Languages
Scheme
70.5%
C++
9.9%
HTML
8.9%
Dockerfile
3.1%
Shell
2.5%
Other
5.1%