ab5db7f6e8a478202c885cdf5dd7b3f44f1a5c0f
Description
Templates for quick simulate Verilog code
Languages
Scheme
70.5%
C++
9.9%
HTML
8.9%
Dockerfile
3.1%
Shell
2.5%
Other
5.1%