d1456cd16e0e73bee94110430cbb5f7ee97ed461
Description
Templates for quick simulate Verilog code
Languages
Scheme
70.5%
C++
9.9%
HTML
8.9%
Dockerfile
3.1%
Shell
2.5%
Other
5.1%